A common mode voltage (CMV) reduction method is proposed for the active power filter (APF) integrated single-phase quasi-Z-source inverter (qZSI) based photovoltaic (PV) power system. The APF integrated qZSI completely compensates the dc-side double-line-frequency (2ω) ripple through the APF capacitor, while maintaining low qZS inductance and capacitance. The proposed method reduces the CMV amplitude to half of that using the traditional sinusoidal pulse width modulation (SPWM). The switching and conduction power losses are analyzed. Simulation and experimental results demonstrate the proposed method reduces CMV without comprising performance and efficiency of the APF integrated single-phase qZSI.
I. INTRODUCTION
Quasi-Z-source inverter (qZSI) is attracting high interests in the application of Photovoltaic (PV) power systems. The wide operating range of dc input voltage makes it capable of dealing with the voltage variations of PV panels, and connecting to the power grid without a bulky step-up transformer, while maintaining the single-stage inverter topology with simple structure and control design [1] - [5] . Furthermore, qZSI's shoot-through behavior eliminates the deadtime concern and improves the anti-electromagnetic interference capability [6] .
The active power filter (APF) integrated single-phase qZSI is expected to be a powerful backup for the residential PV power systems. A half-bridge phase leg and a compensation capacitor formed APF branch fully decouples the dc-side double-line-frequency (2ω) ripple [4] . As a result, the ac output quality is improved; the APF capacitance and qZS inductance and capacitance are small in value and volume [7] - [13] , because the APF branch allows highly fluctuated ac voltage and current, and the qZS inductance and capacitance The associate editor coordinating the review of this manuscript and approving it for publication was Atif Iqbal . are only utilized to filter the switching frequency voltage and current ripples. By using Silicon Carbide (SiC) power devices, it is possible to further reduce the passive component values through increasing the switching frequency [12] , [13] .
Whereas, due to lack of galvanic isolation in such transformer-less PV power systems, the coupling among the PV panel stray capacitance, inverter, output filter, and grid impedance causes a common mode resonant path [14] - [16] . Hence, there will be leakage current flowing into the ground through this path because of a common mode voltage (CMV) with high du/dt rate and high amplitude [17] . For safety purpose, the leakage current should be suppressed within a certain value to guarantee safety of person. This is also proved to be beneficial to reduce the possible extra power losses, slower the degradation of PV panels, and improve grid current quality [18] - [21] . The leakage current values can be impacted by modulation methods, CMV conditions, and stray capacitances, etc. The stray capacitance is affected by several factors, such as PV panel and chassis structure, the PV cell surface, the distance between cells, weather conditions, and type of common-mode filter [15] , [16] . Contributions have been conducted on development of new topologies or solutions to lower the leakage current through modifying the CMV amplitude [20] . Especially, when utilizing SiC power devices with high switching frequency, it becomes critical to suppress leakage current by low or constant CMV amplitudes, which helps to mitigate the system high-frequency emission source [22] .
For traditional single-phase inverter, the CMV reduction technology can be categorized as modulation methods modification and topology improvement. The former reconstructs the voltage vectors to reduce the leakage current amplitude which is well-known by alternating the switching combinations under space vector modulation (SVM) [23] - [25] , the latter commonly adds extra power devices to decouple the leakage current path [26] . Similarly, in order to reduce CMV of the qZSI, the SVM was revised [27] - [29] , and a reverse diode was added in the return path of the circuit [30] , but they are coordinated for the three-phase inverter topology. For single-phase qZSI, the sinusoidal pulse width modulation (SPWM) is commonly used and the switching alternation to reduce CMV has not been investigated yet. Semiconductor devices were added in the ac output of the single-phase qZSI to reduce the CMV [31] , but extra cost and complex circuit are inevitable.
This paper proposes a modified modulation method for the APF integrated single-phase qZSI PV power system, to reduce the CMV amplitude while suppressing the leakage current without extra devices. The organization of the paper is as follows: the APF integrated single-phase qZSI PV system is introduced and the common-mode model is established in Section II; the proposed CMV reduction method is detailed in Section III; Section IV demonstrates simulation results; finally, Section V concludes the work. Fig. 1 shows the APF integrated single-phase qZSI-based PV power system [7] . Two inductors L 1 and L 2 , two capacitors C 1 and C 2 , and one diode D 1 constructed qZS network is inserted into the dc link of a conventional singlephase inverter. The bridge legs 1 and 2 represent the load power phase legs, connecting to the single-phase ac load or grid through a filter inductor L f . The half-bridge leg 3, FIGURE 1. APF integrated single-phase qZSI PV power system. a compensating capacitor C 3 , and a filter inductor L 3 form the APF branch. Hence, the 2ω ripple power is eliminated through the proper operation of switches S 5 and S 6 [7] - [12] . In addition, the C g represents the stray capacitance between the PV panel and the ground.
II. APF INTEGRATED SINGLE-PHASE QZSI PV SYSTEM

A. OPERATING PRINCIPLE
The load power phase legs work the same as the conventional qZSI. The dc-link peak voltage V PN , average input current I L , and average qZS capacitor voltages V C1 and V C2 are, respectively
where v PV denotes the PV panel voltage, D denotes the ST duty cycle, and P o denotes the output power of qZSI. The APF power devices S 5 and S 6 operate independently from the load power phase legs 1 and 2, where there is a phase shift between qZSI output voltage and APF capacitor voltage depending on the load conditions [32] . To completely buffer the 2ω ripple power, the APF branch's power P LC should match
Therefore, the APF capacitor voltage can be derived as [13] u
where u C and i C denote the voltage and current of the compensating branch capacitor C 3 , P 2ω denotes the 2ω ripple power, P m denotes the rated power of qZSI, P dc = P o − P 2ω denotes the dc component of qZSI's output power P o , denotes the fundamental angular frequency of ac output, and ϕ denotes the power factor angle. It can be seen that the APF capacitor voltage is dc with a 2ω component.
B. COMMON-MODE MODEL
From Fig. 1 , the common-mode model of the single-phase qZSI PV system at the switching-frequency range is obtained in Fig. 2 . Fig. 2 (a) shows the equivalent model and Fig. 2 (b) shows the simplified model. The R g represents the resistance between the PV panel and the ground, R f represents the internal resistance of filter inductance L f , and Z g represents the ground impedance mostly resistive at several Ohms [28] . The CMV and the leakage current are represented by U CM and i LK , respectively. The CMV U CM of the single-phase qZSI is related to the output voltages of load power phase legs 1 and 2, in the form of [24] 
where U 10 and U 20 denote the voltage of phase legs 1 and 2 with respect to the ground, respectively. Due to the CMV, the leakage current flows into the ground, as shown in Fig. 2 . Therefore, the PV panel leakage current in frequency domain can be obtained as
where ω s = 2π f s related to the switching frequency f s . And the transfer function from the leakage current to the CMV can be derived as
demonstrating that reducing or maintaining constant common mode voltage amplitude is able to reduce the leakage current value.
III. PROPOSED METHOD OF COMMON MODE VOLTAGE REDUCTION
From the established common-mode leakage current model of (5) and (6), constant CMV or low CMV amplitude are options to reduce the leakage current while enhance the safety of the qZSI PV system. Whereas, it is hard to make CMV constant if without extra power devices for the single-phase inverter topology. Here, the proposed method uses a modified modulation method to reduce the CMV value, and the switching and conduction power losses are computed, respectively, to investigate the proposed method reducing CMV while without loss of efficiency.
A. PROPOSED METHOD
The single-phase qZSI consists of the active state (ACT), zero sate (ZS), and shoot-through state (ST). Fig. 3 shows the sketch map of switching operation with the CMV, under the traditional SPWM of qZSI, and Table 1 lists the summary. As shown in Fig. 3 and Table 1 , there are two ACT, two zero states, and one ST state. The ACT with switching state of [1 0 0 1] is denoted as ACT 1 , that of [0 1 1 0] is denoted as ACT 2 . Similarly, the ZS of [1 0 1 0] and [0 1 0 1] are denoted as ZS 1 and ZS 2 , respectively. It can be seen that the CMV value is equal to zero at the ST and ZS 2 , half of the dc-link peak voltage V PN /2 at the ACT 1 and ACT 2 , and the dc-link peak voltage V PN at the ZS 1 .
Therefore, we propose to revise all the ZS 1 into ZS 2 , as the sketch map of Fig. 4 shows. Table 2 lists the operation of the MOSFET and diode of each power device under the proposed method. It can be seen that due to the eliminated ZS 1 , in the positive half cycle of qZSI output current i o , S 1 alternates in the ACT 1 , ZS 2 , and ST, the diode of S 2 freewheels in the ZS 2 , S 4 is always ON, and the S 3 is OFF unless a ST state occurs. Similarly, in the negative half cycle of i o , S 3 switches in the ACT 2 , ZS 2 , and ST, the diode of S 4 freewheels in the ZS 2 , S 2 is ON, and S 1 switches at ST. In this way, the CMV amplitude is maintained at the half dc-link peak voltage V PN /2, as shown in Fig. 4 .
B. POWER LOSS CALCULATION
From Table 2 and Fig. 4 , it can be obtained that in the positive half cycle of i o , the MOSFET of S 1 switches between the ACT and ZS, and the ST and ZS, the diode of S 2 changes between ACT and ZS, so that it freewheels in the ZS 2 . There are two times ACT-ZS switching and two times ST-ZS switching of S 1 , and also two times ACT-ZS switching of S 2 , in each control cycle. In the negative half cycle of i o , there are two times ST-ZS switching per control cycle while no ACT-ZS actions of S 1 ; the S 2 has no any switching behavior. Similar results can be obtained for S 3 and S 4 . Table 3 lists the comparison of switching times of the proposed method and traditional SPWM. It can be seen that in the traditional SPWM, all devices operate equally for one time ACT-ZS switching and one time ST-ZS switching.
Accordingly, two devices among S 1 ∼ S 4 have two times ACT-ZS switching in each half cycle of i o . Therefore, the total switching power loss of S 1 ∼ S 4 caused by ACT-ZS action is expressed as The power loss caused by ST-ZS behavior can be summarized by two times ST-ZS actions, for two devices among S 1 ∼ S 4 . That is
where E ON and E OFF denote the datasheet values of turn-on and turn-off energy per pulse at reference voltage V r and current I r ; E REC is the reverse recovery loss of the antiparallel diode. By comparison of (7) and (8) with the ACT and ST switching power loss of traditional SPWM in [33] , it can be obtained that the proposed method has the same switching power loss as the traditional SPWM.
The proposed method revises the state from ZS 1 to ZS 2 , without other changes of duty cycles. Also, the duty cycles of ACT and ST states maintain as those in the traditional SPWM. Therefore, the computation of conduction power loss of proposed method is the same as that of traditional one [33] .
IV. SIMULATION AND EXPERIMENTAL INVESTIGATIONS
The proposed CMV reduction method for the APF integrated single-phase qZSI is simulated in MATLAB/ Simulink, and tested in the built prototype, as shown in Fig. 5 . The TMS320F28335 digital signal processor (DSP) based controller board performs the control method; the Intelligent Power Module (IPM) PM50RLA120 is utilized to implement load power phase legs 1 and 2 and the APF phase leg 3. Table 4 lists the system specifications. The PV panel voltage VOLUME 7, 2019 range is 200∼400 V, implemented by the IT6514C PV simulator while keeping at maximum power point condition. Unity power factor injection into the grid is considered. The qZS inductance and capacitance are 500 µH and 400 µF, respectively, at the 10 kHz switching frequency (100 µs sampling time). The APF capacitance is 220 µF and filter inductance is 3 mH. Simulation and experimental results using the traditional SPWM and proposed method are compared for the single-phase qZSI, as results shown in Figs. 6-9. In addition, the power losses of qZSI under the two methods are investigated for the SiC-based devices at the 30 kHz switching frequency, and traditional Si-based devices at the 10 kHz switching frequency, respectively, with results shown in Figs. 10 and 11.
A. SIMULATION AND EXPERIMENTAL RESULTS
The PV panel voltage is at 300 V, hence a 0.125 ST duty cycle is performed to get a 400 V dc-link peak voltage, and a 0.78 modulation index is applied to match the 311 V grid voltage amplitude. Fig. 6 (a) shows simulation results of the input current i L , qZS capacitor-C 1 voltage v C1 , and dc-link voltage v PN ; Fig. 6 (b) shows the output current i o , APF capacitor-C 3 voltage u C and current i C ; and Fig. 6 (c) shows the common mode voltage u CM and leakage current i LK of the APF integrated single-phase qZSI with the traditional SPWM. Fig. 7 (a) shows experimental results of the input current i L , qZS capacitor-C 1 voltage v C1 , APF capacitor voltage u C , and APF branch current i C ; Fig. 7 (b) shows common mode voltage u CM , qZSI H-bridge output voltage u H , and output current i o in 10 ms/div, and that of zoomed view in 100 µs/div is shown in Fig. 7 (c) ; Fig. 7 (d) shows harmonic spectrum of qZSI output voltage. Those of proposed method are shown in Figs. 8 and 9 , respectively.
From (1), the average input current i L and qZS capacitor voltage v C1 should be 350 V and 7.8 A, respectively. As simulation and experimental results of the proposed method and traditional SPWM shown in Figs. 6 (a), 7 (a), 8 (a) and 9 (a), the average i L and v C1 match the calculations, under the both methods. , and 9 (a), it can be seen that the dc-side 2ω ripple power are transferred to the APF compensation capacitor in both the proposed method and traditional SPWM. The 2ω ripple ratios of input current, capacitor-C 1 voltage, and dc-link peak voltage are within the limits. The capacitor-C 3 voltage u C and current i C fluctuates at the 2ω angle frequency, and the u C is a dc value with a 2ω component, which matches analysis of (3). Comparing Figs. 6 (c) and 7 (b) with 8 (c) and 9 (b), it can be seen that the CMV amplitude of the proposed method is reduced half, as a result of a nearly one-fourth reduction of the leakage current amplitude, compared to that of the traditional SPWM. In addition, the CMV behavior of proposed method in Fig. 9 (c) matches the Fig. 4 , and that of SPWM matches the Fig. 3 , verifying the validity of the analysis and proposed method.
Besides, Figs. 7 (d) and 9 (d) show qZSI output voltage spectrums of the qZSI under the two methods. From the total harmonic distortion (THD) and amplitudes of harmonic components, it can be seen that the proposed method has the similar voltage spectrums as the SPWM, owing to that the proposed method modifies one of the two zero states without affecting the active state behaviors, which can also be seen from the zoomed view of output voltage and current in Figs. 7 (c) and 9 (c). The output current has the same increasing and decreasing actions in the two methods. Hence, a same grid filter is applicable for the two methods. In summary, the proposed method decreases the CMV of APF integrated single-phase qZSI without loss of high performance.
B. POWER LOSS ANALYSIS Based on the system specifications in Table 4 , the power loss analysis is performed on the commercialized 1200 V/50 A, full-SiC MOSFET Module CCS050M12CM2 and the Si IPM PM50RLA120 of the prototype. The 30 kHz switching frequency is applied to the former, and that of the later is 10 kHz. The switching power loss and conduction power loss are investigated for the proposed method and traditional SPWM, respectively, under the two modules. Figs. 10 and 11 show loss ratios versus the PV panel voltage variations. The ST duty cycle varies with the PV panel voltage change, to maintain a constant 400 V dc-link peak voltage.
Comparing Fig. 10 (a) with (b), and Fig. 11 (a) with (b), it can be seen that the switching and conduction power losses of the proposed method are same to those of the traditional SPWM, demonstrating the proposed method reducing the CMV without loss of efficiency.
Furthermore, comparing Figs. 10 and 11, it can be seen that by using the SiC power module, the total power loss is less than half compared to using the traditional Si power module. There will also be one-third reduction of passive component values, so less power loss and smaller volume, owing to the 30-kHz switching frequency at the SiC module.
V. CONCLUSION
In this paper, a modified modulation method was proposed for the single-phase APF integrated qZSI PV system to reduce the CMV. By analyzing the switching operation and CMV values of the traditional SPWM, the proposed method revised the zero state ZS 1 into ZS 2 , as a result of half reduction of CMV amplitude and nearly three quarters decrease of leakage current. The switching and conduction power losses of the proposed method were detailed, which was same to those of the traditional SPWM. Simulation and experimental results and power loss computation under SiC and Si power modules demonstrated the CMV and leakage current reduction from the proposed method, while maintaining high performance and efficiency of the APF integrated single-phase qZSI system.
